

# High-Accuracy Data Acquisition Architectures for Ultrasonic Imaging

Alexander N. Kalashnikov, *Member, IEEE*, Vladimir G. Ivchenko, *Member, IEEE*, Richard E. Challis, and Barrie R. Hayes-Gill

**Abstract**—This paper proposes a novel architecture for a data acquisition system intended to support the next generation of ultrasonic imaging instruments operating at or above 100 MHz. Existing systems have relatively poor signal-to-noise ratios and are limited in terms of their maximum data sampling rate, both of which are improved by a combination of embedded averaging and embedded interleaved sampling. “On-the-fly” pipelined operation minimizes control overheads for signal averaging. A two-clock sampling timing system provides for effective sampling rates that are a factor of 20 or more above the basic sampling rate of the analog-to-digital converter (ADC). The system uses commercial field-programmable gate array devices operated at clock frequencies commensurable with the ADC clock. Implementation is via the Xilinx Xtreme digital signal processing development kit, available at low cost. Sample rates of up to 2160 MHz have been achieved in combination with up to 16384 coherent averages using the above-mentioned off-the-shelf hardware.

## I. INTRODUCTION

ULTRASONIC inspection techniques are well established for remote nondestructive testing and evaluation, especially of opaque and/or conductive objects in medical diagnostics, science, and industry [1], [2]. Traditional ultrasonic measurements involve detection and/or estimation of the amplitude and delay of the excited pulse in the test medium that, when combined with a mechanical scanning technique, can be used to obtain images [3].

Imaging frequently involves beamforming when several appropriately delayed signals from different receivers are added together. This improves the signal-to-noise ratio (SNR) in a way similar to coherent averaging. Imperfections in time alignment in the time domain can degrade the performance of the beamformer in the same manner as frame jitter degrades the performance of an averager [4]. These imperfections decrease as the sampling frequency increases. Reconstruction of the desired image from raw records frequently involves a solution of some inverse problem [5]. However, the associated numerical procedures are highly sensitive to noise [6].

Recent developments have frequently linked parameters extracted from a raw ultrasonic record to a mathematical model of the observed phenomenon. Examples include:

Manuscript received April 30, 2006; accepted July 25, 2006. The authors are grateful to the Engineering and Physical Sciences Research Council (EPSRC) UK whose funding made the development possible.

The authors are with the School of Electrical and Electronic Engineering, University of Nottingham, University Park, Nottingham, NG7 2RD, UK (e-mail: alexander.kalashnikov@nottingham.ac.uk).

Digital Object Identifier 10.1109/TUFFC.2007.430

the assessment of bonding [7]; thickness measurement of oil films [8]; ultrasonic spectrography [9]; and the monitoring of chemical reactions at high resolution [10]. Small deviations of the recorded signal from a notional “true” signal caused by both electronic noise and imperfections of the data recorder often, however, results in significant uncertainty of the measurement outcome [11]. As a result, the accuracy of the data acquisition to a large extent determines the accuracy and resolution of images extracted from the raw records available.

The imperfections of the instrument are predominantly associated with its analogue part and the analog-to-digital converter (ADC). The latter is characterized by its temporal (sampling frequency) and amplitude (number of output bits) resolutions. Flash ADC architecture ensures the fastest conversion at a cost of increased hardware complexity that limits the achievable amplitude resolution [12]. This amplitude resolution can be improved by using several flash ADCs in a pipelined chip (i.e., subranging converters [12]), and this solution is implemented widely in many commercially available ADCs. To ensure that the quantization noise remains negligible, it should be smaller than the input additive noise (the internal noise of the receiver amplifier plus the noise caused by electromagnetic interference). Twelve bits or more can be considered as sufficient for an accurate recording of waveforms with an SNR of 60 dB or less, which is typical for ultrasonic measurements.

Temporal resolution can be enhanced by interleaving samples converted by several ADCs either on chip [13] or on board [14]; however, these implementations require accurate clocking and careful consideration of mismatch effects [15], [16]. To avoid these complications, and in order to decrease the component costs and development time, most ultrasonic instruments are built around a single ADC. Software interpolation of relatively sparse samples, although used in some ultrasonic instruments [17], relies heavily on the quality of the raw records and thus to some extent is inherently limited. At the time of writing (Spring 2006), the top-of-the-range ADCs have sampling frequencies above 1 GHz, costing typically 1 kUSD for an 8–10 bits resolution, whereas the cost of commercially available data acquisition boards that utilize these ADCs can easily reach 10 kUSD. Currently, ADCs with sampling frequencies of around 100 MHz are more widely available and are, of course, considerably less expensive. These are insufficient for the more advanced ultrasonic requirements. For example, broadband ultrasonic pulses are normally sampled at 10 (and more) times the central frequency [8], [9].

This central frequency could be: from 50 MHz for conventional focused transducers [3]; to 100 MHz and above for polyvinylidene fluoride and capacitive micromachined ultrasonic transducers (cMUTs); 200 MHz or higher for laser ultrasound [18], [19]; and ultimately around 1 GHz for acoustic microscopes [20]. These high frequencies are essential to achieve a high spatial resolution on the order of microns for thin film thickness measurements [8] and the examination of biological cells [20], for example.

The other potential major source of measurement error is the electronic noise of the receiver amplifier that often far exceeds the quantization noise of modern ADCs. This is due to an exponential increase of the ultrasonic attenuation with frequency that severely worsens the SNR for the same level of noise. (For example, in one of our recent experiments, a sonification of a sapphire window of a biological reactor showed that, despite the excitation voltage being set to 100 V, a 20-MHz pulse propagated for 7  $\mu$ s in a pulse-echo mode required an amplification of 46 dB in order to fully utilize the  $\pm 1$  V range of the deployed ADC. Here we found that the RMS of the additive noise, even after 64 averages, was approximately 1 mV, which far exceeded the 0.125 mV quantization step of the 14-bit ADC utilized.) Noise reduction is frequently achieved by using either analogue (e.g., the “boxcar” technique [21]) or the preferable digital averaging methods [1, p. 154]. Often the disadvantage of digital averaging instruments is their considerable time required for averaging. We have found that commercial equipment purchased for our laboratory has processing times of over 10 seconds for 1,000 averages, even when the ultrasonic pulse repetition frequency is over 1 kHz, where one would expect the averaging to be completed potentially within 1 second.

As a result, we have identified a requirement for a new improved high-accuracy data acquisition architecture for custom ultrasonic applications that combines fast averaging with significantly higher sampling rates than is possible with conventional approaches. This proposed new architecture is the subject of this paper.

The paper is organized as follows. Section II states the design objectives, and outlines the development environment and tools. Section III presents the averaging architecture that processes incoming samples as they become available from the ADC, making the averaged waveform available as soon as the required number of excitations has taken place. Section IV describes a frame interleaving architecture that ensures an increase of the equivalent sampling frequency of the ADC by an integer factor. The integration of the above-mentioned architectures is described in Section V. Section VI contains relevant details of the implementation, and examples of experimental waveforms. The paper is concluded by Section VII.

## II. DESIGN OBJECTIVES

Two important aspects of commercial digitizing systems as they have developed over the years is their continuing

reduction in cost—around three orders of magnitude in a decade—and their rapid obsolescence, which can result in a high cost of ownership overall. We see advantages in the development of generic systems that can be realized in a continuously developing manner, using electronic components that themselves evolve in their functionality and with reducing cost. Reconfigurable hardware is relevant here and, in this respect, field-programmable gate array (FPGA) integrated circuits offer powerful development platforms. FPGAs can be reconfigured many times and so rapid prototyping is possible using the powerful software tools and hardware kits available commercially. In this work, we have selected the Xilinx Xtreme digital signal processing (DSP) development kit (Xilinx, San Jose, CA) as our development platform; it offers convenient design software, a multi-million gate FPGA, on-board ADCs and digital-to-analog converters, and a computer interface.

An important objective of our design was to achieve the clock frequency of a digital control part commensurable with the ADC clock frequency. In this case, the design can be applied to many commercially available DSP boards that include an ADC and a processing element capable of clocking at the same frequency.

Finally, we intended to use the highest level design tool possible. Xilinx System Generator version 6.3 satisfied most of the design needs, and ensured rapid alterations of the design needed in the research environment. A piece of a custom very (high speed integrated circuit) hardware descriptive language (VHDL) code was required to be developed, though, to allow independent control of the on-chip oscillators.

## III. ZERO OVERHEAD AVERAGING ARCHITECTURE

Software implementation of the digital averaging involves storing the ADC output data into a processor-accessible memory. The processor can be connected to the ADC directly or through a first in, first out buffer (programmed input). Alternatively, the direct memory access via a dedicated bridge can be employed. After the acquisition of the current data frame, the processor updates the running average. If memory requirements are to be minimized, ADC output data are placed into a BUFFER area of memory and the accumulating averaged record is placed in an identified location, AVER, say. The following pseudocode illustrates the operations involved:

```

AVER=0;
for (j=0;j<Naver;j++)
  { //acquire new frame into BUFFER;
    for (i=0;i<Nsamples;i++)
      AVER[i]+=BUFFER[i];
  }
AVER/=Naver;

```

It will be clear that every sample that is taken into the average requires three memory accesses, setting significant



it is generally sufficient to capture between five and ten cycles of the response, giving

$$t_2 > \frac{5 \cdot 10}{f_0}. \quad (2)$$

The time interval between successive frames of data  $t_3$  has to be great enough for multiple acoustic reverberations to die away, and this depends on the absorbing and scattering properties of the test medium, the propagation distance and wave speed, and the acoustic impedance mismatches at either end of the wave path. Typically  $t_3$  will be around 1 ms. The timing parameters are determined thus:

$$\begin{aligned} N_1 &= \text{int} [t_1/t_s], \\ N_2 &= \text{int} [t_2/t_s] + 1, \\ N_3 &= \text{int} [t_3/t_s] + 1, \end{aligned} \quad (3)$$

where  $t_s$  is the reciprocal of the sampling frequency  $f_s$ . An additional condition that applies to  $N_2$  is that it should not exceed the available depth of RAM. The choice of the number of averages,  $N_4$ , involves a trade-off between the required increase in SNR,  $\Delta\text{SNR}$ , say, and the total available measurement time  $t_m$ .

$$\begin{aligned} t_m &= N_4 * t_3, \\ \Delta\text{SNR, dB} &= 10 \log_{10} N_4. \end{aligned} \quad (4)$$

Generally, the number of averages required increases with transducer operating frequency, simply because the attenuation in most materials is a rising function of frequency. It was observed that in most experiments around 1024 averages represent a workable compromise.

Further details of implementation of the averager alone, results of its experimental operation, and assessment of its performance were reported elsewhere [22]. The effect of averaging can be seen from figures presented in Section VI by comparing graphs (b) with graphs (d) that show a substantial reduction of the additive noise by a factor of  $\sqrt{512/2} = 16$ .

#### IV. TWO CLOCK ACCURATE FRAME INTERLEAVED SAMPLING ARCHITECTURE

The achievable sampling rate of an integrated ADC is limited by its manufacturing technology. Using several ADCs in a time interleaved mode [13], [14] allows us to exceed this limit. However, this results in a rapid increase in a cost of the ADC parts and their interconnect. Techniques developed for recording very rare short pulses do not seem to be applicable directly for ultrasonic instruments either (for example, because of use of special application-specific integrated circuits [23] or potentially ill-conditioned signal restoration procedures [24]).

Random interleaved sampling (RIS) is a general-purpose approach to high-speed digitization that relies on the availability of an ensemble of identical signal records. It uses a single ADC that samples all of the records many

times at its maximum clock frequency. The records acquired are interleaved in memory according to their (random) frame shift related to an external trigger event. The equivalent sampling frequency depends on the accuracy of the quantification of the delay, and could be as high as 100 GHz for a digital storage oscilloscope or from several GHz up to 50 GHz for a high-performance data acquisition board. This technique works if and only if the subsequent records are identical [25]. A drawback of this approach is that, even with a high number of records acquired, there is no guarantee that all possible delays would occur, and this results in a requirement for post-processing and a demand for many more records than the simple ratio of the equivalent sampling frequency to the ADC sampling frequency would suggest.

Another approach that utilizes the availability of an ensemble of “identical” records was developed for equivalent time and on-chip oscilloscopes [26], and involves control of the excitation. One oscillator triggers the excitation whereas another oscillator operating at lower frequency triggers the acquisition. Due to the frequency difference, the acquisition instant is delayed differently for every subsequent excitation pulse. This approach intends to acquire a single sample per a single excitation, and is not therefore suitable either for acquisition of long records or for averaging. For example, acquiring 1,000 samples for a single record would require 1 s at the pulse repetition frequency of 1 kHz, even without averaging.

This principle is applicable for ultrasonic imaging if the test medium is not evolving too fast. In our experiments, the media could be considered stationary for several seconds at least. Therefore repeating the excitation pulse at several kHz allows collecting enough coherent records for both averaging and interleaved sampling.

The advantages of RIS (acquisition of more than one sample per frame) and using two different clocks for excitation and acquisition (accurate timing) were combined in this development, and targeted a commercially available FPGA chip. Multiple clock sequences required for sampling an ensemble of records were achieved by using two oscillators whose frequencies precisely satisfied the following relationship:

$$mf_1 = (m + 1)f_2, \quad (5)$$

where  $m \in N$ . This condition implies that, if the rising edges of the oscillators coincided at some instant  $t_0$ , they would exactly coincide again at

$$t_k = t_0 + k \frac{m}{f_2} = t_0 + k \frac{m-1}{f_1}, \quad \forall k \in N. \quad (6)$$

The timing diagram for the case  $m = 3$  is presented in Fig. 5. The very close synchronization that is required in this system can be achieved, for example, by using digital clock managers (DCMs) available on Xilinx FPGA chips. These DCMs are capable of generating several related and tightly synchronized clock sequences. The synchronized oscillators are used for clocking two otherwise completely




Fig. 5. Time relations between two-clock sequences for a frequency ratio 3:2 providing three different delays.




Fig. 6. Two-clock frame interleaved sampling architecture.

separate circuits—the excitation trigger (higher frequency,  $f_2$  in Fig. 5) and the ADC (lower frequency,  $f_1$  in Fig. 5). At the first repetition of the excitation, the edges of the clocks coincide with each other (frame 1, Fig. 5). The first pulse of  $f_2$  shown in Fig. 5 triggers the excitation. The ADC samples an input signal with zero delay relative to the edge of the excitation pulse (samples showed with circles for an exponentially decayed input wave, Fig. 5). At the second repetition, the excitation trigger is associated with the second pulse of  $f_2$ . The ADC starts sampling after the excitation trigger from the second pulse of  $f_1$ . This ensures a delay between the excitation and the sampling sequence of  $1/f_2 - 1/f_1$  (frame 2, samples are indicated in Fig. 5 by crosses). At the third repetition, the third pulse of  $f_2$  triggers the excitation pulse. The ADC is clocked with the delay of  $2 \times (1/f_2 - 1/f_1)$  to the excitation trigger, that is, frame 3 (Fig. 5, squares on the top of the samples). The acquired samples are interleaved in RAM (Fig. 5 at the bottom), and the RAM address is incremented by  $m$  (rather than 1) for every successive sample in the same frame; the addresses in every successive frame are offset from the previous frame by 1.

An extended description of this architecture, its comparison with other alternatives, and discussion of its ad-




Fig. 7. Time diagrams for two-clock frame interleaved sampling architecture with averaging.




Fig. 8. Block diagram for a complete experimental setup.

vantages related to power consumption can be found elsewhere [27]. The effect of the interleaving can be seen from figures presented in Section VI by comparing graphs on the left with the graphs on the right.

## V. A COMBINED INTERLEAVING AND AVERAGING ARCHITECTURE

An analysis of the interleaving and averaging architectures described above shows a possibility of their integration into a single design. After the acquisition of the last frame (third frame for  $m = 3$ , Fig. 5) the RAM address offset is reset to 0, thus enabling the coherent acquisition of a new completed waveform for averaging. The block and associated timing diagrams related to this architecture are presented in Fig. 6 and Fig. 7, respectively. The configuration parameters now include one extra parameter  $N_5$  that specifies the number of frames and is tied to the relation between the clock frequencies used ( $N_5 = m$ ). After counting  $N_3$  pulses of the clock  $f_2$ , the CONTROL 2 block skips a number of pulses equal to the frame number and produces the excitation and enable C1 signals. The number of the current phase is used as an offset for the RAM address as well. The restriction on the allowable value of  $N_3$  required for ensuring coincidence between the clocks is that the following should hold:




Fig. 9. Responses of a 20-MHz transducer recorded with different numbers of averages and sampling frequencies: (a) 2 averages, 80 MHz; (b) 2 averages, 2160 MHz; (c) 512 averages, 80 MHz; (d) 512 averages, 2160 MHz.

$$N_3 \bmod (m - 1) = 0. \quad (7)$$

When CONTROL 1 is enabled, it invokes sampling at the frequency  $f_1$ . This block generates the RAM address that is incremented by  $N_5$  for each sample and is reset to zero when the block is disabled. The rest of the block diagram is the same as in Fig. 2 and operates in exactly the same manner as before and is thus not shown in Fig. 6. Every single record is completed in  $N_5$  frames, and  $N_4$  completed records are used for averaging. This results in the time required for measurements:

$$t_m = \frac{N_3 \times N_4 \times N_5}{f_2} = \frac{N_5 \times N_4}{f_{\text{exc}}}, \quad (8)$$

where  $f_{\text{exc}}$  is the excitation frequency ( $f_{\text{exc}} = f_2/N_3$ ).

Successful operation of this design relies on the stability of the relation between the two clocks used. This stability

is achieved by using a deep reset of DCMs before measurements that ensures proper locking of the phase-locked loop controlling the DCMs. The acquisition time of a single record depends on the pulse repetition rate, number of averages, and the clock ratio. It was observed experimentally on a number of occasions that this time does not need to be higher than a few seconds, and the short-term stability of the master clock was found appropriate. Using a dedicated state machine that detected an instant of close coincidence of these pulses, and enabled the acquisition ensured the synchronization of the phases of the two clocks.

## VI. OVERALL IMPLEMENTATION OF THE RESEARCH PLATFORM AND ITS USE

Fast prototyping tools are required for economic implementation of this type of architecture and so the design




Fig. 10. A region around the first zero crossing of the responses of a 20-MHz transducer recorded with different numbers of averages and sampling frequencies: (a) 2 averages, 80 MHz; (b) 2 averages, 2160 MHz; (c) 512 averages, 80 MHz; (d) 512 averages, 2160 MHz.

package should support a high level of abstraction, design verification protocols, and convenient external interfaces. All of these requirements were met by the Xilinx Xtreme DSP development kit, which included the following relevant hardware:

- two 14-bit ADCs with a rated sampling frequency of 65 Msps,
- two 14-bit DACs with a sampling rate of 160 Msps,
- Virtex-II FPGA chip containing 3,000,000 logic gates.

The kit includes System Generator software that is a plug-in facility for the MATLAB Simulink toolbox. It provides a library of optimized components (for example, dual-port RAMs) and ensures simulation of the design both in software alone and also in co-simulation with hardware; it also allows easy data exchange between the development board and the MATLAB environment. The System Generator translates a high-level block diagram into a VHDL

code that is subsequently converted in the FPGA bit-stream. This feature allows integration of a custom VHDL code into the design and vice versa. The development kit was complemented by an ultrasonic pulser-receiver system (NDT Solutions Ltd., Chesterfield, UK) that provided the ultrasonic hardware front-end (Fig. 8).

Before arriving at our final design, we investigated a number of possibilities, some of which were successful and some of which were not, and in order to inform designers who may have an interest in related systems, we include some of these aspects here. High-speed averaging in hardware was straightforward but increasing the sampling rate was more difficult. It was possible to over-clock the on-board ADCs at up to 90 MHz instead of their rated 65 MHz without notable distortions of the acquired waveforms. The System Generator could not synthesize even simple circuits clocked above 120 MHz, even though the




Fig. 11. A part of the overall signal record that contains supposedly the noise only: (a) 2 averages, 80 MHz; (b) 2 averages, 2160 MHz; (c) 512 averages, 80 MHz; (d) 512 averages, 2160 MHz.

rated clock frequency of the FPGA was 420 MHz. Because of this we were motivated to develop the two-clock architecture, although here the System Generator could not control the on-chip DCMs mentioned earlier. This problem was overcome by linking the System Generator output VHDL code to a custom VHDL code that was primarily intended for the control of DCMs. This code was subsequently imported as a black box back into the System Generator for use in both hardware co-simulation and the external computer interface.

The size of the dual-port RAM was the most restricting aspect of the system. At a 32-bit width,  $16 \times 1024$  samples required in excess of 500 k bits and demanded much of the resource of the FPGA. This width is required to support up to  $2^{18}$  averages for the 14-bit ADC used without a truncation, thus without any loss of accuracy. Key parameters for our system were up to  $64 * 1024$  averages giving an improvement in SNR in excess of 40 dB where applicable, and a clock frequency ratio of 27:26 ( $m = 27$ ) which gave

an equivalent sampling rate of 2160 MHz with the ADC clocked at 80 MHz.

Examples of experimentally recorded ultrasonic signals are shown in Figs. 9–11 where the waveforms of interest are presented with different sampling frequencies (ADC sampling frequency of 80 MHz, and interleaved waveform with the equivalent sampling frequency of 2160 MHz,  $m = 27$ ) and number of averages (2 and 512). These waveforms were obtained by using a 20-MHz transducer in water in the pulse-echo mode at a constant distance between the transducer and the reflector. The difference observed in the signal delays of the waveforms recorded with different numbers of averages was due to temperature changes in a test cell used. Fig. 9 shows the response of interest. Fig. 10 zooms into a region of the first zero crossing that is used for high-resolution estimation of delays of the ultrasonic pulses [1], [28], [29]. Fig. 11 presents an interval where the signal is supposedly absent. The comparison of the graphs shows that high-accuracy recording is possible

here by combining high-equivalent sampling frequency and a sufficient number of averages only (the bottom graphs on the right). The measurement time required for the waveform acquisitions was found to be equal to that determined by (8). At the pulse repetition frequency of 4 kHz, the measurement took 0.5 ms, 13.5 ms, 128 ms, and less than 3.5 s for the waveforms a, b, c, and d, respectively. The increase in the measurement time is the cost of the increase in accuracy.

High temporal resolution combined with the SNR enhancement improved the sensitivity of ultrasonic setups and their accuracy significantly on a number of occasions. First, the sensitivity of ultrasound to chemical changes that was previously demonstrated at a level of above 200 ppm [10] was improved several times, even for much less contrast reagents (publication pending). Second, the application of this research platform to the compensation of temperature changes led to the possibility of detecting 30 distinct readings for a change of the temperature of 0.1°C only [28]. Third, an application of the instrument to measurement of the linear dimension of steel samples of about 50 mm long showed an equivalent scatter of a few micrometers only that could lead to development of a novel online nondestructive process instrument for milling machines, etc.

Our most recent development included an addition of Golay code excitation. This addition affected both the excitation circuit and the memory controller as two different excitation sequences to be used, and the associated responses are to be stored separately.

## VII. CONCLUSIONS

Advances in ultrasonic transducer technologies, and evolving challenges for new applications, are likely to be associated with requirements for higher data sampling rates and fast averaging for SNR enhancement. These will require new architectures for data acquisition systems and, ideally, these will be specified in a way that allows implementation on continually evolving development platforms, giving possibilities for future enhancement that is upwards compatible. The objective of this work was to achieve high-accuracy ultrasonic data acquisition with fast averaging combined with high sampling rates, both of which were implemented using contemporary FPGA technology. Averaging was best achieved using a hardware adder and a dual-port RAM, giving pipelined operation. A two-clock system provided for fast interleaved sampling implemented using the FPGA; it overcame the limitations of most commercial digitizers and had the distinct advantage that the system is portable to other FPGA platforms. It was compatible and easily integrated with the fast averaging system. The performance was excellent, sampling rates of 2160 MHz being achieved at very low cost. We believe that architectures such as ones we have described will provide the basis for future generations of ultrasonic instruments.

## ACKNOWLEDGMENTS

Donations from Xilinx (development software and introductory training) are noted and much appreciated.

## REFERENCES

- [1] R. C. Asher, *Ultrasonic Sensors*. Bristol, UK: Institute of Physics Publishing, 1997.
- [2] R. E. Challis, M. J. W. Powey, M. L. Mather, and A. K. Holmes, "Ultrasonic techniques for characterizing colloidal dispersions," *Rep. Prog. Phys.*, vol. 68, pp. 1541–1637, 2005.
- [3] A. K. Holmes, J. Laybourn-Parry, J. D. Parry, M. E. Unwin, and R. E. Challis, "Ultrasonic imaging of biofilms utilizing echoes from the biofilm/air interface," *IEEE Trans. Ultrason., Ferroelect., Freq. Contr.*, vol. 52, pp. 185–192, Jan. 2006.
- [4] A. N. Kalashnikov, R. E. Challis, M. E. Unwin, and A. K. Holmes, "Effects of frame jitter in data acquisition systems," *IEEE Trans. Instrum. Meas.*, vol. 54, pp. 2177–2183, 2005.
- [5] A. P. Dhawan, *Medical Image Analysis*. New York: Wiley-IEEE Press, 2003.
- [6] A. N. Tikhonov and V. Y. Arsenin, *Solutions of Ill-Posed Problems*. New York: Wiley, 1977.
- [7] R. E. Challis, G. P. Wilkinson, and R. J. Fremantle, "Errors and uncertainties in the ultrasonic pulse-echo reflectometry method for measuring acoustic impedance," *Meas. Sci. Technol.*, vol. 9, pp. 692–700, 1998.
- [8] J. Zhang, B. W. Drinkwater, and R. S. Dwyer-Joyce, "Calibration of the ultrasonic lubricant—film thickness measurement technique," *Meas. Sci. Technol.*, vol. 16, pp. 1784–1791, 2005.
- [9] T. Marshall, J. S. Tebutt, and R. E. Challis, "Monitoring the crystallization from solution of a reactive dye by ultrasound," *Meas. Sci. Technol.*, vol. 11, pp. 509–517, 2000.
- [10] A. N. Kalashnikov, K. L. Shafran, R. E. Challis, C. C. Perry, M. E. Unwin, A. K. Holmes, and V. Ivchenko, "Super-resolution *in situ* ultrasonic monitoring of chemical reactions," in *Proc. IEEE Ultrason. Symp.*, 2004, pp. 549–552.
- [11] A. N. Kalashnikov and R. E. Challis, "Errors and uncertainties in the measurement of ultrasonic wave attenuation and phase velocity," *IEEE Trans. Ultrason., Ferroelect., Freq. Contr.*, vol. 52, pp. 1754–1768, 2005.
- [12] K. Fowler, "Analog-to-digital conversion in real-time systems," *IEEE Instrum. Meas. Mag.*, pp. 58–64, Sep. 2003.
- [13] S. Limotyrakis, S. D. Kulchyski, D. Su, and B. A. Wooley, "A 150-MS/s 8-b 71-mW CMOS time-interleaved ADC," *IEEE J. Solid-State Circuits*, vol. 40, pp. 1057–1067, 2005.
- [14] DP214 PCI Digitizer Card with Oscilloscope Characteristics, [Online]. Available: <http://www.acqiris.com/products/digitizers/8-bit-pci-digitizer-cards/dp214.html>, accessed 30 Apr., 2006.
- [15] C. Vogel, "The impact of combined channel mismatch effects in time-interleaved ADCs," *IEEE Trans. Instrum. Meas.*, vol. 54, pp. 415–427, 2005.
- [16] J. Elbornsson, F. Gustafsson, and J.-E. Eklund, "Analysis of mismatch effects in a randomly interleaved A/D converter system," *IEEE Trans. Circuits Syst.*, vol. 52, pp. 465–476, 2005.
- [17] D. Lipschutz, "Delay interpolator for digital phased array ultrasound beamformers," U.S. patent 5,345,426, Sep. 6, 1994.
- [18] S. D. Sharples, M. Clark, N. A. Arif, and M. G. Somekh, "Fast adaptive multi-frequency all-optical scanning acoustic microscope," in *Proc. IEEE Ultrason. Symp.*, 2003, pp. 978–981.
- [19] O. Balogu, N. Pratt, and T. W. Murray, "A novel technique for enhancing the signal to noise of laser-based ultrasonic systems," in *Proc. IEEE Ultrason. Symp.*, 2004, pp. 48–51.
- [20] R. M. Lemor, E. C. Weiss, G. Pilarczyk, and P. V. Zinin, "Mechanical properties of single cells," in *Proc. IEEE Ultrason. Symp.*, 2004, pp. 622–629.
- [21] J. L. Collier, B. J. Goddard, D. C. Goode, S. Marka, and H. H. Telle, "A low-cost gated integrator boxcar averager," *Meas. Sci. Technol.*, vol. 7, pp. 1204–1211, 1996.
- [22] A. N. Kalashnikov, V. Ivchenko, and R. E. Challis, "VLSI architecture for repetitive waveform averaging with zero overhead av-

eraging,” in *Proc. IEEE Int. Workshop Intelligent Signal Proc. (WISP'2005)*, 2005, pp. 334–339.

- [23] S. Kleinfelder, “Gigahertz waveform sampling and digitisation circuit design and implementation,” *IEEE Trans. Nucl. Sci.*, vol. 50, pp. 955–962, 2003.
- [24] D. V. Stoyanov, T. N. Dreischuh, O. I. Vankov, and L. L. Gurdev, “Measuring the shape of randomly arriving pulses shorter than the acquisition step,” *Meas. Sci. Technol.*, vol. 15, pp. 2361–2369, 2004.
- [25] P. J. Pupalainkis, “Random interleaved sampling,” [Online]. Available: [www.lecroy.com/tm/Library/WhitePapers/PDF/WP\\_Ris\\_102203.pdf](http://www.lecroy.com/tm/Library/WhitePapers/PDF/WP_Ris_102203.pdf), accessed 30 Apr., 2006.
- [26] Y. Zheng and K. L. Shepard, “On-chip oscilloscopes for non-invasive time-domain measurement of waveforms in digital integrated circuits,” *IEEE Trans. VLSI Syst.*, vol. 11, pp. 336–344, 2003.
- [27] V. Ivchenko, A. N. Kalashnikov, R. E. Challis, B. R. Hayes-Gill, and A. K. Holmes, “Accurate interleaved sampling of repetitive ultrasonic waveforms: Two clock timing architecture and its FPGA implementation,” in *Proc. IEEE Instrum. Meas. Technol. Conf.*, Sorrento, Italy, Apr. 2006, pp. 1374–1379.
- [28] A. N. Kalashnikov, V. Ivchenko, R. E. Challis, and A. K. Holmes, “Compensation for temperature variation in ultrasonic chemical process monitoring,” in *Proc. IEEE Ultrason. Symp.*, 2006, pp. 1151–1154.
- [29] P. Norli, P. Lunde, and M. Vestheim, “Investigation of precision sound velocity measurement methods as reference for ultrasonic gas flow meters,” in *Proc. IEEE Ultrason. Symp.*, 2005, pp. 1443–1447.



**Alexander N. Kalashnikov** was born in 1962 in Odessa, Ukraine. He graduated in electrical and acoustical engineering from Odessa State Polytechnic University (OSPU, Odessa, Ukraine) in 1984. He obtained his candidate of science (Ph.D.) degree by thesis on surface acoustic wave devices from Odessa State Academy of Telecommunications (Odessa, Ukraine) in 1991, and his doctor of science degree by thesis from OSPU in 1999. Between 1984 and 1999 he worked at OSPU as an engineer, junior researcher, Ph.D.

student, lecturer, senior lecturer, associate professor, doctorate, and chief researcher, and published over 80 articles including four patents. He came to the United Kingdom as a research associate at Loughborough University in 1999. In 2001 Dr. Kalashnikov joined the School of Electrical and Electronic Engineering at the University of Nottingham as a lecturer, and published over 20 articles. He is a member of IEEE and the American Chemical Society (by invitation), and was awarded a Senior Researcher qualification by the Ukraine Supreme Qualification Committee (1997).



**Vladimir G. Ivchenko** graduated in electrical engineering from Taganrog State University of Radioengineering (TSURE), Russia, in 1993. He received the Ph.D. degree in 1997 in electrical engineering from TSURE, Russia. From 1993 to 2004 he worked at TSURE as a Hardware Design/Verification Engineer, Research Assistant, and Assistant Professor. He joined the School of Electrical and Electronic Engineering, University of Nottingham, Nottingham, UK, as a Research Fellow, in 2004. His principal research interest is in the ASIC- and FPGA-based architectures for ultrasonics and non-destructive evaluation, applied optics, signal processing, and communications.



**Richard E. Challis** was born in 1945 in the United Kingdom. He received the B.Sc. (Eng.) and Ph.D. degrees in 1967 and 1975, respectively, in electrical engineering from the Imperial College of Science, Technology and Medicine, London. He has worked in the electrical engineering industry and in the health service in the United Kingdom. He was Professor of Engineering Physics at the University of Keele, UK, and subsequently Head of the School of Electrical and Electronic Engineering at the University of Nottingham, UK.

Dr. Challis' principal area of research is instrumentation for industrial manufacturing and processes, with particular emphasis on quality assurance techniques for adhered metal assemblies and for colloidal materials in process. He is a Fellow of the Institution of Electrical Engineers, a Fellow of the Institute of Physics, and a Fellow of the British Institute of Non-Destructive Testing. He was elected a Fellow of the Royal Academy of Engineering in 2004.



**Barrie R. Hayes-Gill** was born in West Kirby, Cheshire, UK, in 1953. He received his B.Sc. degree in 1975 and Ph.D. degree in 1979, both from the School of Electrical and Electronic Engineering at the University of Nottingham, UK. He has worked at Texas Instruments, Marconi Electronic Devices, and AEI Semiconductor, and in April 1986 rejoined the School of Electrical and Electronic Engineering at the University of Nottingham as a Lecturer. He has since been a Department of Trade and Industry (UK) Project Monitoring

Officer on high-speed VLSI design technology. In 1995 he was promoted to Senior Lecturer and in 2006 to Associate Professor. Dr. Hayes-Gill has fabricated over 40 integrated circuits, has published over 120 papers, has four patents and 1 undergraduate textbook, and is a Member of the IEE.